Analog-to-digital converters (ADCs) provide the link between continuous-time signals and their discrete-time counterparts, and the Shannon-Nyquist sampling theorem provides the mathematical foundation. Real-world signals have a variable amplitude range, whereas ADCs, by design, have a limited input dynamic range, which results in out-of-range signals getting clipped. In this paper, we propose an unlimited dynamic range ADC (UDR-ADC) that is based on the modulo operation (selfreset feature) to alleviate the problem of clipping. The selfreset feature allows for wrapping of the input amplitudes, which preserves the input dynamic range. We present the signal model and a reconstruction technique to recover the original signal samples from the modulo measurements. We validate the operation of the proposed ADC using circuit simulations in 65 nm complementary metal-oxide-semiconductor (CMOS) process technology. The validation is supplemented by a hardware prototype designed using discrete components. A performance assessment in terms of area, power requirement, and the signalto-quantization-noise ratio (SQNR) shows that the UDR-ADC outperforms the standard ones.
I. INTRODUCTION
Analog-to-digital converters (ADCs) are ubiquitous in signal processing and imaging applications. An ADC embodies the Shannon-Nyquist sampling theorem [1] , which provides a fundamental link between continuous-time signals and their discrete counterparts. A crucial parameter that limits the performance of an ADC is the mismatch between the signal dynamic range and the ADC dynamic range (DR). The dynamic range, expressed in dB, is the ratio of the largest signal amplitude to the smallest detectable signal amplitude that the ADC can accurately resolve. A weak signal might get lost in the quantization noise whereas a large signal would drive an ADC into saturation, which clips the signal to a level determined by the power rails. Clipping is a serious problem as it is nonlinear, noninvertible, and severely degrades the spectral content and quality of the digitized signal [2] . Although performance metrics such as sampling rate, power dissipation, and resolution have been optimized extensively [3] , [4] , an effective solution to the clipping problem has remained relatively unexplored. The objective of this paper is the development of a novel ADC architecture that overcomes this limitation. The proposed ADC takes modulo measurements whenever the signal goes out of range. In principle, such a design would have an unlimited dynamic range (UDR), from which the name of the proposed ADC is derived. A block diagram is shown in Fig. 1 , wherein V ref is the reference voltage against which the modulo is computed, both on the positive and negative voltage swings -this process is referred to as modulo sampling in this paper. Figure 2 shows the input-output characteristics of the modulo sampler and also illustrates the advantage of the UDR. The modulo operation on a sampled input analog signal x(nT ), T being the sampling interval, is expressed as
Subtraction of V ref in (2) ensures that the modulo signal is centered about zero. The signal y(nT ) is quantized to obtain the samples y[n]:
where Q denotes the quantization operator. Effectively, the modulo folds the signal back to the quantizer dynamic range.
Before proceeding further, we review the state-of-the-art ADCs that incorporate the folding feature. Such ADCs are referred to as folding ADCs, self-reset ADCs, or modulo ADCs.
A. State of the Art
The early self-reset ADCs were developed primarily for image sensing applications by incorporating pixel-level selfreset either by using a comparator or a Schmitt trigger circuit time-to-digital converter that also increases the peak signal-tonoise ratio (SNR). The CMOS sensor in their design consists of a capacitor for each pixel that integrates the photocurrent. Whenever the voltage of the capacitor reaches a predefined threshold, the capacitor discharges to its initial voltage and starts charging again due to the accumulation of photons. A counter keeps track of the number of resets of a particular pixel. Sasagawa et al. [6] demonstrated the application of a CMOS image sensor with the self-reset feature for functional brain imaging. Yuan et al. [7] proposed a variant that uses column-wise ADCs instead of pixel-level ones in order to reduce the area and complexity. Since the signal acquisition is based on the photodiode current, such self-reset ADC architectures are specifically applicable for image sensing and the frame rate is limited by the capacitor charge/discharge times. Further, in order to undo the reset operation, one is required to transmit the number of resets at a pixel level. If the number of resets is large, transmitting the side-information would be a significant overhead. In contrast, the proposed architecture keeps track of the reset information using only two bits for encoding three possible states: positive reset, negative reset, or no reset.
General purpose folding ADCs have been introduced in [11]- [14] wherein m out of n bits are used to count the number of foldings and they constitute the most significant bits (MSBs). The remaining n − m bits encode the residual voltage and constitute the least significant bits (LSBs). A review of various folding ADCs is available in the article by Kester [15] . Folding ADCs require the input signal to be held constant for the entire duration of conversion thus limiting the sampling rate. For a given number of bits, a folding ADC does not provide a dynamic range advantage over a standard ADC. Recently, Ordentlich et al. [16] proposed a phase-based modulo ADC as an alternative to Σ − ∆ converters with the goal of reducing the number of quantization levels and thereby the number of bits used for encoding. However, they did not demonstrate any circuit-level feasibility or implementation.
B. Our Contribution
We propose a generic UDR-ADC architecture that incorporates the self-reset feature by means of a custom-designed modulo circuit. The achievable dynamic range in practice is limited not by the quantization block, but only by the voltage supply to the sample-and-hold and modulo circuits, which could be as high as allowed by the process technology. Our contributions are on the design and validation front, and quantization noise analysis.
To begin with, we present the signal model and a principled method to reconstruct the signal from the modulo measurements (Section II). The proposed UDR-ADC consists of three main blocks: (i) a sample-and-hold (S/H) circuit; (ii) a modulo circuit that wraps the input to the predefined range
and (iii) the quantization circuit. Blocks (i) and (iii) are part of any standard ADC. In principle, a standard ADC could be converted into a UDR-ADC by plugging the modulo circuit in between Blocks (i) and (iii). The details of the design are presented in Section III. A counter keeps track of the reset information. However, it is not necessary to transmit the counter bits. The counter encodes the reset information in only two bits assuming that the signal does not change by more than ±2V ref between two consecutive sampling instants. This assumption is reasonable and is directly related to the growth rate of the input signal and the sampling rate. This also significantly reduces the A/D conversion time since the counter can make use of the previous sample reset information. Further, circuit simulation results and a hardware prototype made of discrete components employing the quantization module of a successive approximation register (SAR)-ADC are also presented (Section IV) as proof of concept.
The advantages of a UDR-ADC in terms of the area and power requirements are analyzed in Section V. The power consumption of the proposed architecture is significantly less compared with standard ADCs while maintaining nearly the same area. A performance assessment in terms of the signalto-quantization-noise ratio (SQNR) considering three input signal distributions (uniform, Gaussian, and Laplacian) shows that there is a large operating range where the UDR-ADC outperforms the standard ones (Section V-C).
II. SIGNAL MODEL FOR MODULO SAMPLING
Let x[n] denote the samples of the input signal x(t) and let y[n] denote the modulo measurements. The sequence x[n] can be expressed as the sum of y[n] and a discrete-time piecewiseconstant signal z[n]: Developing reconstruction algorithms for modulo sampling caught the attention of the signal processing community starting from the recent work of Bhandari et al. [17] - [19] . We developed a robust reconstruction algorithm using wavelets based on a certain regularity assumption on the ground-truth signal [20] . These approaches, despite their robustness and accuracy of reconstruction, require a significantly oversampled input. The reconstruction algorithms are capable of estimating {n k } from y[n] alone provided that x(t) is sufficiently oversampled, i.e., the reset information is not encoded separately. On the contrary, in the proposed UDR-ADC architecture, the oversampling requirement is relaxed to a large extent as the reset information is separately encoded. At every sampling instant, the input is either within
, it could be doing so either with a positive slope or a negative slope. These three possibilities are encoded as: no reset, positive reset, or a negative reset. With respect to Fig. 3(b) , the positive resets occur at n 1 , n 5 , n 6 and n 7 , whereas the negative ones occur at n 2 , n 3 , and n 4 . Every sample has two bits dedicated for encoding the reset information and the remaining n−2 bits are used for quantizing the amplitude. Although it might appear that more quantization noise is introduced in the process, it turns out that this scheme offers a clear advantage when the input signal swings outside the quantizer dynamic range. The details are deferred until Section V-C.
A. Sampling Rate Considerations
Since UDR-ADC performs a modulo operation on the input signal samples x(nT ), T being the sampling period, there is an inherent nonuniqueness in the input-output mapping, i.e., the output samples given by y
are the same for all m ∈ Z + . In order to avoid this scenario, we arrive at a sufficient condition on the sampling period T such that the measurements do not change by more than 2V ref in a sampling interval. Let us assume that the input signal x(t) is Lipschitz-continuous, i.e., x(t) satisfies the property: |x(a) − x(b)| ≤ α|b − a|, for some α ∈ R + and ∀a, b ∈ R; the parameter α is the Lipschitz constant. Effectively, this property places a restriction on the growth-rate of the signal. The sufficient condition is obtained by enforcing that
We would like to emphasize that there is no constraint of bandlimitedness in the preceding calculation. However, for the specific case of bandlimited signals also, one could use a similar growth-rate property [21] and derive a sufficient condition on T .
III. UNLIMITED DYNAMIC RANGE ADC ARCHITECTURE
As alluded to in Section I-B, the UDR-ADC consists of three blocks: (i) sample-and-hold circuit, (ii) modulo circuit, and (iii) quantizer. In this section, we present the operational details of the various blocks.
A. The Modulo Circuit
The modulo circuit (cf. Fig. 4 ) performs a modulo on the input V in and results in the output V mod = M V ref {V in } as per (2) . With respect to Fig. 3 , V in = x[n], V mod = y[n]. The input and output of the modulo circuit are sampled analog signals, i.e., real-valued signals defined in discrete-time. The modulo is performed with respect to 2V ref , which is either added to or subtracted from V in , depending on the sign of V in , and is performed by sub-block (a) in Fig. 4 . An opamp (sub-block (b)) compares the result V mod with the reference voltage V ref to determine whether it is within the range
or not. The logic to enable or disable addition or subtraction of 2V ref to V in is performed by sub-block (c). The modulo circuit utilizes a counter and a feedback mechanism to perform these operations. The counter operates at a higher clock frequency (CLK_CN T ) than the sample-and-hold circuit (CLK_SH) and keeps track of the number of times 2V ref has been added to or subtracted from V in . To start with, the counter output CN T _OU T is set to zero and is enabled by making CN T _EN high. The signals SIGN _IN and SIGN _M OD represent the polarities of V in and V mod , respectively. For instance, if V in is positive, SIGN _IN will be high, otherwise it will be low. As the counter output is unsigned, during feedback, CN T _OU T is multiplied with ±2V ref based on SIGN _IN .
The input V in obtained using a sample-and-hold circuit is fed to the subtractor and its output (V mod ) is compared with Table I . Based on the sampling rate consideration, CN T _OU T may change by ±1 or remain unchanged compared with its previous value. Thus, the modulo circuit takes a maximum of two cycles of CLK_CN T in order to generate the result V mod . After the modulo is completed, CN T _EN goes low, and QN T _EN goes high in order to activate the quantization block. The sample-and-hold circuit should hold the input sample V in for at least two cycles of the counter clock CLK_CN T and the delay τ introduced by the quantization block, i.e., T CLK_SH ≥ 2 T CLK_CN T +τ , where T {·} denotes the corresponding time period. The synchronization circuit ensures that the data transfer between sub-block (c) and the Reset logic block is synchronized.
B. Operation of the Reset Logic Block
As mentioned in Section II, two bits R 1 R 0 are employed to encode the three reset possibilities (positive reset, negative reset, or no reset). For every input sample, at the end of the modulo operation, the CN T _OU T value is compared with that of the previous sample and encoded using R 1 R 0 . The 'reset' logic and the corresponding truth-table are shown in Fig. 4 and Table I , respectively. The column ∆z in the truthtable denotes the change in the signal value that is fed to the subtractor circuit in sub-block (a) of Fig. 4 , and corresponds to the change in z[n] (cf. Fig. 3(c) for z[n] ).
Next, we present details of the quantization circuit employing the SAR module. Since the modulo circuit is generic, one could also employ the quantization blocks of flash or dualslope ADCs instead of SAR. 
C. SAR UDR-ADC
A SAR ADC employs binary search for discretizing an analog signal. It utilizes a comparator that successively compares its input V mod (which is the output of the modulo circuit) with the output of a digital-to-analog converter (DAC), thereby setting the registers appropriately and arriving at the corresponding quantization level. Figure 5 shows a systemlevel block diagram of the proposed SAR UDR-ADC. The SAR has N bits (D 0 , D 1 , · · · , D N −1 ) for quantization and a sign bit (SIGN _M OD) to indicate the polarity of the input. The proposed quantization circuit can deal with both positive and negative signal voltages unlike the conventional SAR model. We next analyze the operation of the quantizer based on the polarity of V mod .
Case 1: V mod ≥ 0 In this case, SIGN _M OD goes high and a DAC converts the SAR value to its analog counterpart V DAC , which is compared with V mod (cf. Fig. 5 ). The SAR bits are set/reset appropriately to arrive at a suitable digital representation of V mod and at the end of the digitization operation, the end-of-conversion (EoC) signal goes high. The operation in this case is similar to that of a conventional SAR ADC.
Case 2: V mod < 0 In this case, SIGN _M OD goes low and the reference voltage of the DAC is changed to −V ref . Initially, the SAR is set to (100 · · · 00) and the DAC output V DAC is compared with V mod . If |V mod | > |V DAC |, the MSB of SAR is retained as 1, else it is set to 0. The conversion operation as in Case 1 is repeated to get an equivalent N -bit representation of |V mod |. At the end of the operation, the EoC pulse goes high and the SAR output is inverted. To get the digital equivalent of V mod , inside the SAR block, XOR operation is performed on each of the SAR output bits with that of SIGN _M OD bit.
IV. EXPERIMENTAL RESULTS
In this section, we present circuit simulations and a functional UDR-ADC realized using discrete components. 
A. Circuit Simulation
We implemented the SAR UDR-ADC in Cadence design environment with 65 nm CMOS process technology. A double-buffered sample-and-hold circuit with CMOS switch was implemented as per the design by van de Plassche [22] . The subtractor and multiplier were implemented using opamps. A two-stage unity-gain Miller-compensated opamp is realized based on the design proposed by Allen and Holberg [23] . Digital circuits such as SAR, counter, and reset logic are modeled in Verilog. A total of 11 bits per sample are allocated for A/D conversion, out of which, 9 are used for quantization and 2 for encoding the reset information. V and the reference voltage of the UDR-ADC is set to 0.2 V. The operating frequency of the sample-and-hold circuit is chosen as 53 kHz. Figure 6 shows the input signal, the output samples of the UDR-ADC, and the reconstructed signal. The figure shows that the proposed circuit is capable of successfully implementing the modulo operation. The reconstruction from the modulo measurements and the reset information is also accurate. The accuracy is quantified by comparing the reconstruction against the input signal sampled at 53 kHz and quantized using 32 bits per sample. The signal-to-reconstruction-error ratio was computed to be 75.24 dB, which indicates a high accuracy.
The next illustration employs a speech signal of bandwidth 4 kHz as the input. The reference voltage of the ADC is set to 0.2 V, whereas the maximum voltage of the input signal is 1.2 V. Figures 7(a) -(c) show the input speech signal, the modulo samples, and the reconstructed signal, respectively. The corresponding spectrograms are shown in Figures 7(d) -(f). The signal-to-reconstruction-error ratio in this case turned out to be 63.36 dB.
B. Hardware Prototype
The block diagram that forms the basis for our prototype is shown in Fig. 8(a) . We employed a standard SAR-ADC integrated circuit (IC) MCP3008 from Microchip Technology as it has the flexibility to choose the reference voltage as high as the power-rails. Since MCP3008 can handle only positive-valued inputs, the prototype is designed to handle only such inputs. The SAR-ADC is interfaced with the rest of the circuit using an ATmega328P microcontroller by serial peripheral interface (SPI) protocol and is programmed to work at 200 kilo samples per second. The subtractor circuit is implemented using Texas Instrument's standard LM741 opamp and the offset voltages of the IC are adjusted by a trimming potentiometer provided in the IC. The circuit is built to accommodate up to three resets per sample (i.e., a folding factor of 3). To achieve the reset operation, a 4 × 2 analog multiplexer IC 74HC4052 is employed (cf. Fig. 8(a) ). A single power-rail IC LM328 is used as the comparator for the end of modulo (EoM ) as well as for the polarity of V mod (SIGN _M OD). Based on EoM and SIGN _M OD, the counter implemented in ATmega328P is either incremented or decremented appropriately. The control bits S 0 and S 1 for the multiplexer are provided depending on the counter output. The control bits also act as the reset bits. The prototype UDR-ADC is shown in Fig. 8(b) . For illustration, a signal consisting of a mixture of sinusoids is given as the input to the prototype. Figure 8(c) shows the input signal (measured by a digital storage oscilloscope), the corresponding modulo samples (output of the UDR-ADC), and the reconstructed signal (in MATLAB). The hardware implementation results reaffirm the inferences made from circuit simulations.
V. PERFORMANCE ANALYSIS
In this section, we compare the performance of the UDR-ADC vis-à-vis a standard ADC in terms of the area and power requirements, and signal-to-quantization-noise ratio (SQNR). Denote the folding factor as λ = V max /V ref , where V max is the maximum amplitude of the input analog signal and V ref is the reference voltage of the UDR-ADC with respect to which the modulo happens. For instance, λ = 4 indicates that the input signal amplitude is more than 4V ref .
A. Area
The area required by an ADC is measured in terms of the transistor count, which in turn depends on the number of bits used for digitization. Let n 1 be the number of bits employed in a UDR-ADC, corresponding to which the quantization step is given by
Let n 2 be the number of bits employed in a flash ADC corresponding to the same quantization step size, i.e.,
Considering V max ≥ V ref , the number of bits required by a flash ADC is given by
which is log 2 λ bits more than that of a UDR-ADC for the same quantization step-size. In a standard flash ADC, the area increases exponentially with the number of bits as it requires 2 n2−1 comparators and 2 n2 resistors. On the other hand, a UDR-ADC requires less number of bits n 1 (cf. (8)), which in turn reduces the number of comparators and resistors required. Also, with an increase in the folding factor λ, the area required by the UDR-ADC further reduces as shown in Fig. 9 for various folding factors. As λ increases, the area utilized by the additional circuitry required to perform the modulo operation also increases, but the increase is small compared to the total area.
B. Power
Since the sample-and-hold circuit is common to both ADCs, we restrict the comparison to the quantization block. The dynamic power dissipation P d(ST D) in an ADC is proportional to the supply voltage V s(ST D) and the operating clock frequency f clk(ST D) as given by
For a given quantization step-size, the reference voltage of a UDR-ADC (V ref ) could be made lower than the threshold of the standard ADC. Hence, the voltage supply V s(U DR) to the quantization block of a UDR-ADC could also be made lower than that of the standard ADC by the folding factor λ, i.e.,
Consequently, the overall dynamic power dissipation in the quantizer of a UDR-ADC is given by
which is λ 2 times lesser than that of standard ADC. The price to pay for the reduced power of the quantizer is the power dissipation in the modulo circuit in a UDR-ADC. Figure 10 shows plots of the dynamic power dissipated for a unit capacitance. The dynamic power dissipation of the standard ADC is higher than that of UDR-ADC for a given quantization step-size. As the folding factor increases, the dynamic power dissipation of the UDR-ADC decreases.
The static power dissipation is directly proportional to the transistor count. Since the area required in a UDR-ADC is smaller than that of the standard ADC (as discussed in Section V-A), the static power dissipation is lower in a UDR-ADC.
C. Signal-to-Quantization Noise Ratio
Signal-to-quantization-noise ratio is an important parameter used to evaluate the performance of an ADC. It is defined as SQNR = Signal variance Quantization noise variance + Overload distortion .
The quantization noise is a function of the threshold of the ADC and the number of bits used for digitization. A standard ADC introduces quantization noise and also overload distortion when the input signal amplitude exceeds V ref , whereas the UDR-ADC introduces only quantization noise. But then, the UDR-ADC requires two bits for encoding the reset information. Hence, the SQNRs are not the same and depend on the parameters V ref , V max , n, and the distribution of the input signal amplitudes. In this work, we consider three types of input distributions: uniform, Gaussian, and Laplacian, and confine the analysis to the uniform quantization scheme. Table II summarizes the SQNRs for the various input distributions. The derivations of the SQNR formulae are provided in Appendix A. Figure 11 depicts the SQNR trends versus the loading factor γ for various distributions. The loading factor is a measure of how much in excess of V ref the input signal swings, and is defined as
where σ x is the standard deviation of the input distribution under consideration [24] . It may be noted that the loading factor axis is reversed, which is in keeping with the convention [24] .
1) Uniform Distribution: In this case, let the dynamic range of the input signal be limited to [−V max , V max ], which corresponds to a standard deviation of Vmax √ 3 . Whenever the loading factor γ U > √ 3, there is no overload distortion as the dynamic range of the signal is well within the saturation threshold of the standard ADC. Hence, the SQNR depends only on the quantization noise variance. Since n and n − 2 bits are used for quantization in the standard and UDR-ADCs, respectively, the quantization noise is less in the case of the former. Consequently, the SQNR is higher for the standard ADC whenever γ U > √ 3. Next, consider the case where γ U ≤ √ 3, i.e., there is both quantization noise and overload distortion in a standard ADC. The UDR-ADC does not suffer from overload distortion by design and is expected to have a higher SQNR. However, since the number of bits available for quantization is two less than that of a standard ADC, there is a transition region in which the quantization noise of UDR-ADC is more than the quantization noise and the overload distortion put together of a standard ADC. Beyond this region, the UDR-ADC offers dramatic SQNR gains over the standard ADC. The cross-over point is a function of the number of bits. The regions beyond the cross-over where the UDR-ADC can be gainfully deployed are highlighted in the figures.
2) Gaussian and Laplacian Distributions: In several practical applications, the probability distribution of the input signal amplitudes is modeled as a Gaussian or a heavy-tailed distribution such as the Laplacian. For higher values of the loading factor, the overload distortion in the case of standard ADC is negligible and hence the SQNR of the standard ADC is better than that of the UDR-ADC. On the contrary, for large input variance, or equivalently, a high input dynamic range, the SQNR of the standard ADC deteriorates and drops below that of the UDR-ADC. The SQNR curves for different values of n are shown in Fig. 11 . Again, the shaded areas are the operating regions where the UDR-ADC offers a clear advantage over the standard ADC. One can also observe that, for a given loading factor, the SQNR gain of UDR-ADC over a standard ADC is more for the Laplacian distribution than the Gaussian. This is expected because the Laplacian has a heavier tail than the Gaussian, which results in a higher probability of a larger dynamic range.
VI. CONCLUSIONS AND OUTLOOK
We proposed a novel ADC with the self-reset feature, which allows for an unlimited dynamic range at the input. The selfreset happens by means of a modulo sampler, and a pair of dedicated bits that encode the reset information. Given the modulo samples and the reset information, the reconstruction is straightforward. As an illustration, we showed how a SAR-ADC could be converted to a UDR-ADC by introducing the modulo circuit between the sample-and-hold and the quantization blocks. The proposed architecture was simulated using 65 nm CMOS technology in Cadence design environment. Simulation results showed that the quality of signal reconstruction from the modulo measurements is highly accurate. A hardware prototype built using discrete components further supported the feasibility of a real-time realization. A performance assessment in terms of the area, power, and SQNR showed that the proposed UDR-ADC has definitive advantages over the standard ADCs thus making it an ideal candidate for applications requiring a high dynamic range, low area, and low power.
The UDR-ADC proposed in this paper employed a modulo circuit whose input and output are sampled analog signals, i.e., unquantized signal amplitudes defined in discrete-time. Hence, it was placed exactly in between the sample-and-hold and the quantization blocks. On the other hand, if one were to realize the modulo circuit in the continuous-time domain, it could simply precede an existing ADC thereby enabling ready conversion to a UDR-ADC.
APPENDIX A DERIVATION OF SQNR FORMULAE
Let the input signal dynamic range be [−V max , V max ]. The saturation level of the standard ADC, which is also the selfreset threshold of the UDR-ADC, is denoted by V ref , and the number of bits used for quantization in a standard ADC is denoted by n. In a UDR-ADC, since two bits are used for encoding the reset information, the number of bits available for quantization is n − 2. Considering uniform quantization, the step-size is ∆ ST D = f (x) = 1 2λ e − |x| λ , x ∈ R. The quantization noise variance is given by σ 2 q,ST D =
. The overload distortion is given by
The integrals evaluate to the following:
Substituting for J 1 , J 2 , and J 3 in (14) and simplifying yields a compact expression for the variance of the overload distortion:
Correspondingly, the SQNR is
.
